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This paper presents an active quench and reset circuit for Geiger-mode avalanche photodiodes (GM-APDs).
The integrated circuit was fabricated using a conventional 0.35 m CMOS process. Experimental results show
that the circuit is capable of linearly setting the hold-o time from several nanoseconds to microseconds with
a resolution of 6.5 ns. This allows selection of the optimal afterpulse-free hold-o time for the GM-APD
via external digital inputs or additional signal processing circuitry. Moreover, this circuit resets the APD
automatically following the end of the hold-o period thus simplifying the control for the end-user. Results
also show that a minimum dead time of 28.4 ns is achieved demonstrating a saturated photon-counting rate of
35.2 Mcounts/s. c 2012 Optical Society of America
OCIS codes: 0401345, 0405160
Geiger-mode avalanche photodiodes (GM-APDs) are
used in high sensitivity low-light sensing applications,
particularly in applications where photon counting is
necessary. In the Geiger-mode, the APD is biased above
its breakdown voltage. When a photon is absorbed by
the APD, an avalanche event is triggered and registered
as a photon count. After every avalanche event, some
residual charge is stored in traps in the APD. The re-
lease of this stored charge when the GM-APD is active
may lead to an avalanche current correlated to a pre-
vious avalanche event, but not related to a new pho-
ton arrival. This is an unwanted source of noise and is
typically termed "afterpulsing". The afterpulsing phe-
nomenon can be minimised by allowing sucient time
for all trapped charge to dissipate before resetting the
GM-APD. This is achieved using an appropriate control
circuit whereby the APD avalanche current is quenched
by lowering the bias voltage below the breakdown volt-
age, holding the bias below breakdown for a period of
time before resetting the device to its original bias volt-
age to await the next avalanche event. The period of
time that the device is held below its breakdown volt-
age is known as the hold-o time. If the hold-o time
is set too short, then afterpulsing will signicantly af-
fect the photon counting statistics. If the hold-o time is
too long, the counting rate will be limited. The hold-o
time needs to be set appropriately for each individual
GM-APD. The most popular method used for setting
the hold-o time involved using monostables [1], [2]. The
monostable can oer a wide range of hold-o times (from
nanoseconds to microseconds), however accurate adjust-
ment of the hold-o time is dicult. In [3], the delay
line technique is used to set the hold-o time. This cir-
cuit consists of separate ramp voltage generators that
are each used to create pre-dened pulse-widths for set-
ting the hold-o time. This technique makes it easier to
select an appropriate hold-o time, but it uses several
capacitors that lead to an increased layout area. In ad-
dition, there are only a nite number of hold-o times
available, thus requiring an increased layout area to ob-
tain additional hold-o times. An additional limitation
in all the techniques mentioned above is the requirement
for a second monostable or pulse generator to reset the
APD, which again adds to the complexity of the control
circuit.
An accurate hold-o time control circuit was designed,
simulated and described in [4]. In this paper, an active
quench and reset IC (AQR-IC) is described which is an
improved circuit on [4]. In this design, a ring-oscillator
is used to replace the external clock described in [4] to
simplify the end-user control. A counter in the circuit is
clocked by the ring-oscillator after sensing the avalanche
event. Using this counter the hold-o time can be con-
trolled linearly. This circuit was fabricated using Austria
Microsystems (AMS) 0.35 m CMOS process and tested
with a planar silicon GM-APD having a 27 V breakdown
voltage [5], [6], [7]. Experimental results of the fabricated
chip show that the circuit is capable of linearly setting
the hold-o time from several nanoseconds to microsec-
onds with a setting step of  6.5 ns. This circuit is also
designed to reset the APD automatically at the end of
the hold-o period without the need for another monos-
table or pulse generator. A minimum dead time of 28.4 ns
is measured enabling a saturated photon-counting rate
of 35.2 Mcounts/s with this AQR-IC.
Figure 1 shows the block diagram of the proposed cir-
cuit. The inverting input of the comparator is connected
to the cathode of the APD which is biased at a volt-
age determined by Vdd and -Vlow. A comparator is used
to sense the avalanche current at the cathode of the
APD. One PMOS and one NMOS transistor are used
as the switches for quenching or resetting the APD. A
ring-oscillator is used to generate clock pulses during the
hold-o period and a counter is used to count the clock
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Fig. 1. Block diagram of the fabricated active quench and reset circuit
pulses to adjust the hold-o time.
Initially, when there is no avalanche current, compo is
low, the ring-oscillator is inactive and the 8-bit counter
is reset to 0 ("00000000"), both PMOS and NMOS tran-
sistors are turned o. When an avalanche event occurs,
current ows through the sensing resistor RS and a volt-
age drop is observed at the cathode of the APD. The
comparator senses the voltage drop and compo goes from
low to high. Qp goes high to turn on the NMOS transis-
tor and the cathode of the APD is connected to GND for
quenching. Meanwhile, the ring oscillator is active and
providing the clock to the counter.
Fig. 2. Schematic of the 8-bit synchronous binary counter
The counter used here is an 8-bit synchronous binary
counter consisting of 8 J-K ip-ops with the clock signal
connected to the clock input of every ip-op and the J
and K inputs tied together as in Figure 2. The J and K
inputs of the rst ip-op are connected to Vdd, the J
and K inputs of the other ip-ops are connected to the
output Q of each front end. When the reset signal compo
is high, the clocks from the ring-oscillator are active and
the counter counts upwards from 0 ("00000000") to 255
("11111111"). Each output of the counter is connected
to one input of an XNOR gate. The other input of the
XNOR is connected to an external input (controlled by
end user). When the outputs of the counter equals the
external inputs, all the outputs of the XNOR gates go to
logic "1" (high). Then Rn goes low which makes Qp go
low to stop the hold-o process and turn on the PMOS
transistor thereby resetting the APD (buers are used
here to make sure the reset process starts after the hold-
o process is nished). At this time, Node A goes low
to block the clock from the ring-oscillator to the counter
and the counter is stopped. This makes Rn remain low
for resetting. When the cathode of the APD is reset back
to Vdd, compo is low, the ring-oscillator is inactive and
the counter is reset to 0 ("00000000"). Now the outputs
of the counter do not match the external inputs, Rn goes
high and the PMOS transistor is turned o to complete
the reset process. The APD is then ready to detect the
next photon. By setting the external inputs, the counting
number can be determined and the hold-o time can
be altered. The hold-o time setting step is decided by
the counting speed which depends on the number of the
stages of the ring-oscillator. A 41-stage ring-oscillator
occupying approximate 25% of the IC core which is used
here to give a stable setting step of around 6.5 ns for the
hold-o time.
Figure 3 shows a photograph of the fabricated chip, the
overall chip dimension is 1.7 mm  1.4 mm which mostly
occupied by the bond pads and decoupling capacitors.
The dimensions of the IC core are 260 m  150 m.
Fig. 3. Photograph of the fabricated chip
For the measurements, the AQR-IC is connected to
a 20 m diameter circular GM-APD developed by the
Photodetection and Imaging Group at University Col-
lege Cork. The APD is biased at 30 V (-Vlow = -26.7 V)
which is around 3 V in excess of its breakdown voltage.
In Figure 4(a), the oscilloscope traces of the quench-
ing pulse (Qp) and the cathode voltage (Vcathode) are
demonstrated with the hold-o time kept at 190 ns by
setting Input7 to Input0 to 00011101. Figure 4(b) and
Figure 4(c) show the cathode voltage (Vcathode) of the
APD with the hold-o times set to 326 ns and 1.18 s.
The results demonstrate the accurate control of the hold-
o time using external switches.
Figure 5 shows the results of varying the external input
codes versus the resultant hold-o time. It shows when
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Fig. 4. (a) Quenching pulse (Qp) and APD's cath-
ode voltage (Vcathode) with a hold-o time of 190 ns
(00011101), (b) Vcathode with hold-o time = 326 ns
(00110010) and (c) Vcathode with hold-o time = 1.18 s
(10110101).
the input code increases from 1 ("00000001") to 255
("11111111") the hold-o time linearly increases from
several nanoseconds to more than 1.6 s with a setting
step of about 6.5 ns. In Figure 6, A plot of Vcathode is
shown with Input7 to Input0 set to 00000001 when sat-
urating light is directed at the APD, demonstrates the
minimum dead-time between adjacent avalanche events
in the GM-APD. It can be seen that the minimum dead-
time is 28.4 ns corresponding to a saturated count-rate
of 35.2 Mcounts/s with this AQR-IC.
In conclusion, an active quench and reset IC for
Geiger-mode avalanche photodiodes fabricated using a
conventional CMOS process is described. The experi-
mental results show the hold-o time can be linearly
set from several nanoseconds to microseconds with a
resolution of 6.5 ns. The optimal afterpulse-free hold-
o time for any GM-APD can be easily set by the end
user through the circuit's digital inputs or via an ad-
ditional signal processing circuit. A saturated photon-
counting rate of 35.2 Mcounts/s is demonstrated from
Fig. 5. External input codes versus hold-o time
Fig. 6. Plot of Vcathode for saturated count-rate
the measurement. The circuit uniquely incorporates a
mechanism designed to reset the APD automatically at
the end of the hold-o time thereby simplifying the con-
trol for the end-user.
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